A Scalable, Reconfigurable, and Efficient Data Center Power Distribution Architecture
نویسنده
چکیده
Introduction 2 Background 3 An optimized power distribution system 4 Alternative power distribution approaches 11 Conclusion 14 Resources 15 Click on a section to jump to it Contents White Paper 129 Significant improvements in efficiency, power density, power monitoring, and reconfigurability have been achieved in data center power distribution. The past techniques of massive transformer-based power distribution units feeding under-floor hardwired circuits via rigid or flexible conduit are shown to be obsolete. This paper explains some the newer approaches to power distribution including modular power distribution and overhead power busway, and shows their advantages when compared to the legacy approach. Most existing data centers utilize the same power distribution architecture that was developed for data centers approximately 40 years ago. This system is illustrated in Figure 1. In the traditional system, the main data center power is distributed to power distribution units (PDU-typically rated from 50 kW to 500 kW). The power distribution units may contain large power transformers to convert voltage or provide power conditioning. The power distribution units in turn distribute a quantity of branch circuits (typically rated from 1.5 kW to 15 kW) to the IT equipment. Each IT enclosure uses one or more branch circuits. The wiring to the IT enclosures is usually required to be in flexible or rigid conduit, typically located beneath the raised floor, as illustrated in Figure 2. Since the introduction of this system, there have been dramatic changes in how power is utilized in data centers that have challenged this architecture, specifically driven by increasing power density, the increasing number of separate IT devices within the data center, and the need to add and remove IT devices on a continuous basis.
منابع مشابه
Hard ware implementation of area and power efficient Carry Select Adder using reconfigurable adder structures
In data processing processors, adder is a basic digital circuit. To perform any arithmetic operation, addition is the basic operation to perform. To compute fast arithmetic operations adder must be fastest. CSLA is the fastest adder when compare to RCA and CLA. From the structure of CSLA it is observed that there is a scope to reduce area further so that power can be lowered [3-4]. This paper p...
متن کاملEnergy and Area efficient Carry Select Adder on a reconfigurable hardware
Carry Select Adder (CSLA) is one of the high speed adders used in many computational systems to perform fast arithmetic operations. From the structure of the CSLA, it is clear that there is scope for reducing the gate count and power consumption in the CSLA. This work uses a simple and efficient gate-level modification to significantly reduce the logic resources and power of the CSLA. Based on ...
متن کاملDynamic partial reconfigurable hardware architecture for principal component analysis on mobile and embedded devices
With the advancement of mobile and embedded devices, many applications such as data mining have found their way into these devices. These devices consist of various design constraints including stringent area and power limitations, high speed-performance, reduced cost, and time-to-market requirements. Also, applications running on mobile devices are becoming more complex requiring significant p...
متن کاملA Constructal Approach to Power Distribution Networks Design
Superior, scalable grid topology that may provide for higher quality of service, survivorship capacity, and reconfiguration capability is a feature of modern grid architecture. The reported research is aimed at delivering a possible, constructal solution that is based on a minimumredundant, scalable, reconfigurable topology that helps increasing the grid immunity to faults. We assume that a tre...
متن کاملDesign of a novel congestion-aware communication mechanism for wireless NoC architecture in multicore systems
Hybrid Wireless Network-on-Chip (WNoC) architecture is emerged as a scalable communication structure to mitigate the deficits of traditional NOC architecture for the future Multi-core systems. The hybrid WNoC architecture provides energy efficient, high data rate and flexible communications for NoC architectures. In these architectures, each wireless router is shared by a set of processing core...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2009